# PATENT APPLICATION

of

Markku Pukkila

and

Tommy Bysted

for a

JOINT CHANNEL ESTIMATOR FOR SYNCHRONOUS AND ASYNCHRONOUS INTERFERENCE SUPPRESSION IN SAIC RECEIVER

# JOINT CHANNEL ESTIMATOR FOR SYNCHRONOUS AND ASYNCHRONOUS INTERFERENCE SUPPRESSION IN SAIC RECEIVER

## Field of the Invention

5

10

15

20

25

30

This invention generally relates to single antenna interference cancellation (SAIC) receivers in the field of cellular telephony and more specifically, to using joint channel estimation (JCE) for suppression of interference of either synchronous or asynchronous co-channel signals.

#### Background of the Invention

Mobile terminals using cellular networks often experience interference from various sources or due to various causes, such as interference caused by the same signal arriving at the mobile terminal at slightly different times after having propagated along different paths, i.e. so-called multi-path interference. As well-known, it is often possible to cancel interfering signals at a receiver, and the prior art teaches various methods of interference cancellation (IC), both at mobile terminals and at base stations. Mobile terminals often implement so-called single antenna interference cancellation (SAIC) algorithms, since physical constraints make it difficult to use more than one antenna in providing IC.

According to the prior art, conventional single signal channel estimation methods in SAIC receivers suffer significantly in the presence of co-channel interference. It is known that the joint channel estimation technique provides much better estimates since it also takes the interfering signal into account. However, it requires known overlapping bit sequences of the desired and interfering signals. This can be guaranteed by synchronized base stations so that the delay offset at the mobile receiver is no more than a few symbols. Moreover, separate known training sequences for the co-channel signals are required. Thus the prior art does not teach how to use joint channel estimation if the interfering training sequences are unknown or if the co-channel signals are asynchronous. Using joint channel estimation with these types of signals is needed for improving interfering signal suppression and for expanding SAIC receivers to multistage equalization structures.

### Summary of the Invention

5

10

15

20

25

30

The object of the present invention is to provide a new methodology for improving single antenna interference cancellation (SAIC) receivers by utilizing joint channel estimation for suppression of interference of either synchronous or asynchronous co-channel signals.

According to a first aspect of the invention, a method for suppression of interfering co-channel signals, synchronous or asynchronous, in a single antenna interference cancellation (SAIC) receiver by calculating a desired impulse response estimate signal, comprising the steps of: receiving a radio signal by a receiver filter of the SAIC receiver and providing a filtered waveform signal to a joint channel estimator of a joint channel estimator module of the SAIC receiver; providing a desired bit decision signal to the joint channel estimator module; and computing the desired impulse response estimate signal by the joint channel estimator using the filtered waveform signal, the desired bit decision signal and an interfering training sequence signal and an interfering training sequence delay signal generated without prior knowledge of a training sequence of the interfering co-channel signals.

According further to the first aspect of the invention, after the step of providing the desired bit decision signal to the joint channel estimator module, the method may further comprise the steps of: computing a replica signal calculated by a replica signal generation means of the joint channel estimator module as a convolution of the desired bit decision signal and a replica impulse response of said replica signal generation means; and generating a residual signal by subtracting the replica signal from the filtered waveform signal using an adder. Further, the interfering training sequence and the interfering training sequence delay signal may be identified by calculating correlating signals of said residual signal with the candidate training sequences or training sequences convolved by a known transmission pulse shape for all possible bit positions; among said correlating signals, the maximum correlation signal is selected as interfering training sequence and the corresponding timing position as the interfering training sequence delay signal which are provided to the joint channel estimator.

Further according to the first aspect of the invention, the interfering signals may be asynchronous with a desired signal.

Still further according to the first aspect of the invention, the interfering signals may be synchronous with a desired signal.

5

10

15

20

25

30

According further to the first aspect of the invention, the desired bit decision signal may partly consist of a known training bit sequence signal.

According still further to the first aspect of the invention, after receiving the radio signal by the receiver filter, the method may further comprise the steps of: computing an initial desired impulse response estimate signal using the filtered waveform signal by a channel estimator of a first stage of the SAIC receiver; and computing the desired bit decision signal using the initial desired impulse response estimate signal and the filtered waveform signal by a single antenna interference cancellation (SAIC) detector of the first stage of the SAIC receiver. Still further, the channel estimator may be an iterative constant modulus (CM) channel estimator and SAIC detector may be a constant modulus single antenna interference cancellation (CM-SAIC) detector.

According further still to the first aspect of the invention, after the step of computing the desired impulse response estimate signal by the joint channel estimator, the method may further comprise the step of computing a further desired bit decision signal using the desired impulse response estimate signal and the filtered waveform signal by a further SAIC detector of a second stage of the SAIC receiver. Still further, the further desired bit decision signal may be an output signal of the SAIC receiver based on a predetermined criterion. Yet still further, the method may further comprise the step of providing the further desired bit decision signal to a further joint channel estimator module of a third stage of the SAIC receiver. Yet further, the channel estimator may be an iterative constant modulus (CM) channel estimator and the SAIC detector and the further SAIC detector may be constant modulus single antenna interference cancellation (CM-SAIC) detectors.

According to a second aspect of the invention, a single antenna interference cancellation (SAIC) receiver for suppression of interfering co-channel signals, both synchronous or asynchronous, by calculating a desired impulse response estimate

signal, comprising: a receiver filter of the SAIC receiver, responsive to a radio signal, for providing a filtered waveform signal; a means for providing a desired bit decision signal; and a joint channel estimator of the SAIC receiver, responsive to the filtered waveform signal, to the desired bit decision signal and to an interfering training sequence signal and an interfering training sequence delay signal generated without prior knowledge of training sequence of the interfering co-channel signal, for providing the desired impulse response estimate signal.

5

10

15

20

25

30

According further to the second aspect of the invention, the means for providing a desired bit decision signal may be a first stage of the SAIC receiver and said first stage may comprise: a channel estimator, responsive to the filtered waveform signal, for providing an initial desired impulse response estimate signal; and a single antenna interference cancellation (SAIC) detector, responsive to the initial desired impulse response estimate signal, for providing the desired bit decision signal.

Further according to the second aspect of the invention, the channel estimator may be an iterative constant modulus (CM) channel estimator and SAIC detector is a constant modulus single antenna interference cancellation (CM-SAIC) detector.

Still further according to the second aspect of the invention, the SAIC receiver may further comprise at least one more stage, responsive to the desired bit decision signal and to the filtered waveform signal, for providing a further desired bit decision signal. Further, the further desired bit decision signal may be an output signal of a further SAIC detector based on a predetermined criterion. Further still the at least one more stage that is a second stage may comprise: a further SAIC detector, responsive to the desired impulse response estimate signal, for providing the further desired bit decision signal; and a joint channel estimator module, responsive to the desired bit decision signal and to the filtered waveform signal, for providing the desired impulse response estimate signal. Yet further, the channel estimator may be an iterative constant modulus (CM) channel estimator and the SAIC detector and the further SAIC detector may be constant modulus single antenna interference cancellation (CM-SAIC) detectors. Yet further still, said joint channel estimator module may comprise: a replica signal generation means, responsive to the desired bit decision signal, for providing a replica signal calculated by said replica signal generation means as a convolution of the desired bit decision signal and a replica impulse

response of said replica signal generation means; an adder, for providing a residual signal by subtracting the replica signal from the filtered waveform signal; a correlation means, responsive to the residual signal, for providing the interfering training sequence and its delay signal identified by calculating correlating signals of said residual signal with the candidate training sequences or training sequences convolved by a known transmission pulse shape for all possible bit positions; among said correlating signals, the maximum correlation signal is selected as the interfering training sequence signal and the corresponding timing position as the interfering training sequence delay signal which are provided to the joint channel estimator; and a joint channel estimator, responsive to the filtered waveform signal, to the desired bit decision signal, to the interfering training sequence signal and to the interfering training sequence delay signal, for providing the desired impulse response estimate signal. Also still further, the SAIC receiver may further comprise at least one further stage, responsive to the further desired bit decision signal and to the filtered waveform signal, for providing at least one further desired bit decision signal.

# **Brief Description of the Drawings**

5

10

15

20

25

30

For a better understanding of the nature and objects of the present invention, reference is made to the following detailed description taken in conjunction with the following drawings, in which:

Figure 1 is a block diagram representing a multi-stage SAIC receiver, according to the present invention.

Figure 2 is a block diagram representing a joint channel estimator module of a multi-stage SAIC receiver, according to the present invention.

Figure 3 is a diagram explaining a principle for joint channel estimation for asynchronous signals, according to the present invention.

Figure 4 is a flow chart illustrating the performance of a multi-stage SAIC receiver, according to the present invention.

Figure 5 is a graph demonstrating the performance of a two-stage SAIC receiver utilizing a first stage with CM-SAIC detector and iterative CM channel estimation and a second stage with joint channel estimation, according to a preferred embodiment of the present invention, compared to the performance of a one-stage

CM-SAIC receiver with iterative CM channel and also compared to the performance of a conventional (non-SAIC) prior art receiver.

#### Best Mode for Carrying Out the Invention

5

10

15

20

25

30

This invention describes improved single antenna interference cancellation (SAIC) receivers utilizing joint channel estimation for suppression of interference of either synchronous or asynchronous co-channel signals. Conventional (prior art) joint estimation of the desired and interfering co-channel signals provides high accuracy, but it requires known overlapping bit sequences from both desired and interfering co-channel signals. This invention describes the technique to perform joint channel estimation for either synchronous or asynchronous co-channel signals without a prior knowledge of the interfering training sequence or its timing position. The invented joint channel estimation requires initial detection of the desired signal, hence the invention can be implemented as part of the multistage equalization structure.

Figure 1 is a block diagram representing a multi-stage SAIC receiver 10, according to the present invention, in which the invention can be used in one possible scenario among others. For the presented example of Figure 1, components from the prior art (e.g. channel estimators and SAIC detectors) use a constant modulus principle, which in general is not necessary for the implementation of the present invention as further discussed below. A receiver filter 12 (typically a finite impulse response matched filter) provides a filtered and sampled (baseband) waveform with the (received) samples indicated here as a vector y (a filtered waveform signal y) with components y<sub>k</sub>. The receiver filter 12 is followed by a first stage constant modulussingle antenna interference cancellation (CM-SAIC) receiver 14, which contains an iterative constant modulus (CM) channel estimator 22 and a CM-SAIC detector 20. An initial desired impulse response estimate signal  $\hat{\mathbf{h}}_{CM}$  with components  $\hat{h}_{l}$  is found by assuming that the received interference has a constant modulus property (constant signal power or, equivalently, constant envelope) and by minimizing a channel estimator cost function  $J_{CM}(\mathbf{h})$  with respect to the desired impulse response signal  $\mathbf{h}$ (i.e. with respect to the channel impulse response components  $h_i$ ), using the iterative (CM) channel estimator 22. Next,  $\hat{\mathbf{h}}_{CM}$  is provided to the CM-SAIC detector 20. The CM-SAIC detector 20 generates a desired bit decision signal  $\hat{a}(1)$  with components

 $\hat{a}_k(1)$  by assuming again that the received interference has the constant modulus property and by minimizing a detector cost function  $J_d(\mathbf{a})$  with respect to  $\mathbf{a}$  (i.e. with respect to the desired signal components  $a_k$ ).

The performance of the iterative (CM) channel estimator 22 and CM-SAIC 5 detector 20, as well as CM-SAIC detectors 20a, 20b, ..., etc. of the multi-stage SAIC receiver 10 described below, is incorporated here by reference as being described in detail in co-pending US Patent Application Serial No. 10/439,068, filed on 8/13/2003, "Method and Apparatus for Determining Components of a Channel Impulse Response for Use in SAIC Equalizer", by M. Pukkila et al. and in the article "Indirect 10 Cochannel Interference Canceling", Wireless Personal Communications, Kluwer Academic Publishers, No. 19, pp. 37-55, 2001, by R. Berangi and P. Leung. On the other hand, the choice of a channel estimator or a detector of the first stage 14 is not limited to be CM based components. For instance, in some cases it may be more robust to use a conventional channel estimator or a conventional detector in the first 15 stage 14. The same applies to SAIC detectors 20a, 20b, ..., etc. of stages 2, 3, ..., etc. of the multi-stage SAIC receiver 10.

The signal  $\hat{\mathbf{a}}(1)$  is provided to a second stage 16 of the multi-stage SAIC receiver 10. The structure of the second stage 16 is similar to the structure of the first stage 14 except that instead of the iterative CM channel estimator 22, a joint channel estimator module 24, a main innovation of the present invention, is used and described in detail below. The joint channel estimator module 24 provides a desired impulse response estimate signal  $\hat{\mathbf{h}}_{JCE}^{(1)} = \hat{\mathbf{h}}_{JCE}^{(1)}(1)$  to a further CM-SAIC detector 20a. The further CM-SAIC detector 20a is identical to the CM-SAIC detector 20 and is incorporated here by reference as stated earlier. A further desired bit decision signal  $\hat{\mathbf{a}}(2)$  is generated by the further CM-SAIC detector 20a.

20

25

30

If the final stage of processing is reached based on a predetermined criterion (e.g. reaching a desired bit-error-rate), the signal  $\hat{a}(2)$  becomes an output of the multi-stage SAIC receiver 10 and it is sent for further processing. Otherwise, the process continues to a third stage 18, which is identical to the second stage 16 with a further joint channel estimator module 24a and a still further CM-SAIC detector 20b.

A still further desired bit decision signal  $\hat{a}(3)$  is generated by the still further CM-SAIC detector 20b and the process continues until the predetermined criterion is met.

The joint channel estimation requires known overlapping bits for both desired and interfering co-channel signals. This invention describes using training sequence of the interfering signal and the overlapping bit sequence of the desired signal in the joint channel estimation. If the co-channel signals are asynchronous, it is necessary to rely on the detected bits of the desired signal (partially or totally). Therefore an initial first stage 14 (as described above) for detecting data bits is needed prior to using the joint channel estimation. Another pre-requisite information needed for the joint channel estimation include interfering training sequence and its delay offset compared to the desired signal. The principle for estimating this information according to the present invention is shown in Figure 2.

5

10

15

20

25

30

Figure 2 is a block diagram representing a joint channel estimator module 24 of the second stage 16 of a multi-stage SAIC receiver 10, according to the present invention. The joint channel estimator module 24 improves the accuracy of the desired channel estimate as it also takes into account the interfering signal. First, the desired bit decision signal  $\hat{a}(1)$  from the first stage 14 and the received signal y are used to determine the interfering training sequence and its timing position. In particular, the signal  $\hat{a}(1)$  is used to regenerate a replica signal 32 using a replica signal generation means 30 having a replica impulse response  $h_r$ . The channel impulse response estimate  $\hat{\mathbf{h}}_{CM}$  from the first stage 14 can be used, i.e.,  $\mathbf{h}_{r} = \hat{\mathbf{h}}_{CM}$ . The replica signal d(1) 32 is calculated by the replica signal generation means 30 as a convolution of the desired bit decision signal  $\hat{a}(1)$  (an input signal to the block 30) and the replica impulse response  $\mathbf{h}_r$ ,  $\mathbf{d}(1) = \hat{\mathbf{a}}(1) \otimes \mathbf{h}_r$ , which is then subtracted from the received signal v and thus, a residual signal  $\hat{i}$  is obtained and provided to a correlation means 34. To identify an interfering training sequence signal 37 and an interfering training sequence delay signal 38 in the residual signal  $\hat{i}$ , correlations with all possible candidate interfering training sequences Trs0, Trs2, ..., Trs7 (or correlations with training sequences convolved by the transmission pulse shape) are calculated for all possible bit positions by the correlation means 34. The maximum correlation training sequence and the corresponding timing position are selected as the interfering training sequence signal (m<sup>(2)</sup>) 37 and the interfering training sequence delay signal (D) 38 and provided to a joint channel estimator (JCE) 40.

Joint channel estimation by the JCE 40 is performed using the received signal (the filtered waveform signal y), the identified interfering training sequence signal 37 and the interfering training sequence delay signal 38 and the overlapping desired bits sequence signal which is demonstrated in Figure 3. The desired bits sequence signal can be represented by the desired bit decision signal  $\hat{a}(1)$  provided to the JCE 40 from the first stage 14 or by a known training bit sequence signal  $\mathbf{m}^{(1)}$ .

5

10

15

Figure 3 is a diagram explaining a principle for joint channel estimation for asynchronous signals, according to the present invention. In Figure 3 the interfering signal 52 is delayed relative to a desired signal 50 by an offset D 54. Symbols  $\hat{\mathbf{a}}(1)$  and  $\mathbf{m}^{(2)}$  represent the desired bits sequence signal and the interfering training sequence signal 37, respectively. Furthermore, the symbol  $\tilde{\mathbf{a}}(1)$  can represent either the desired bit decision signal  $\hat{\mathbf{a}}(1)$  from the first stage 14 or the known training bit sequence signal  $\mathbf{m}^{(1)}$  of the desired signal. One example among others for estimation of the desired impulse response estimate signal  $\hat{\mathbf{h}}_{JCE}^{(1)} = \hat{\mathbf{h}}_{JCE}^{(1)}(k)$ , wherein k=1 for the second stage 16, k=2 for the third stage 18, etc., using the JCE 40, according to the present invention, is provided below.

The received signal y corresponding to the interfering training sequence is given by

$$\mathbf{y} = \mathbf{M}^{(1)} \mathbf{h}^{(1)} + \mathbf{M}^{(2)} \mathbf{h}^{(2)} + \mathbf{w}$$
, (1)

where the channel tap vectors  $\mathbf{h}^{(1)}$  and  $\mathbf{h}^{(2)}$  refer to desired and interfering channels, respectively, and are given by

$$\mathbf{h}^{(i)} = \begin{bmatrix} h_0^{(i)} \\ h_1^{(i)} \\ \vdots \\ h_L^{(i)} \end{bmatrix}, i = 1, 2$$
(2)

and w denotes the white Gaussian noise samples. The symbols of the desired signal are collected into the matrix

$$\mathbf{M}^{(1)} = \begin{bmatrix} \widetilde{a}_{L+1}(1) & \widetilde{a}_{L}(1) & \cdots & \widetilde{a}_{1}(1) \\ \widetilde{a}_{L+2}(1) & \widetilde{a}_{L+1}(1) & & \widetilde{a}_{2}(1) \\ \vdots & & \ddots & \vdots \\ \widetilde{a}_{P}(1) & \widetilde{a}_{P-1}(1) & \cdots & \widetilde{a}_{P-L}(1) \end{bmatrix},$$
(3)

wherein the symbol  $\tilde{a}_1(1)$  representing the desired bits sequence signal which overlaps with the first symbol  $m_1^{(2)}$  representing interfering training sequence signal 37 as shown in Figure 3 and so on. Furthermore, the symbols  $\tilde{a}(1)$  can represent either the desired bit decision signal  $\hat{a}(1)$  from the first stage 14 or a known training bit sequence signal  $\mathbf{m}^{(1)}$  of the desired signal as stated above. In the special case of a perfect synchronism between co-channel signals all the desired symbols can be replaced by the training symbols. The interfering training symbols are provided by the correlation means 34 and these interfering training symbols can be used in the joint channel estimation. The symbol matrix corresponding to interfering training sequence can be expressed as follows:

5

10

15

20

$$\mathbf{M}^{(2)} = \begin{bmatrix} m_{L+1}^{(2)} & m_L^{(2)} & \cdots & m_1^{(2)} \\ m_{L+2}^{(2)} & m_{L+1}^{(2)} & & m_2^{(2)} \\ \vdots & & \ddots & \vdots \\ m_P^{(2)} & m_{P-1}^{(2)} & \cdots & m_{P-L}^{(2)} \end{bmatrix} . \tag{4}$$

The joint maximum-likelihood (ML) channel estimation algorithm for the desired impulse response estimate signal  $\hat{\mathbf{h}}_{JCE}^{(1)}$  (wherein  $\hat{\mathbf{h}}_{JCE}^{(1)}$  and  $\hat{\mathbf{h}}_{JCE}^{(2)}$  refer to desired and interfering channels, respectively), is given by

$$\hat{\mathbf{h}}_{JCE} = (\mathbf{M}^H \mathbf{M})^{-1} \mathbf{M}^H \mathbf{y} \text{, wherein } \hat{\mathbf{h}}_{JCE} = [\hat{\mathbf{h}}_{JCE}^{(1)} \ \hat{\mathbf{h}}_{JCE}^{(2)}]^T \text{ and } \mathbf{M} = [\mathbf{M}^{(1)} \ \mathbf{M}^{(2)}] . \tag{5}$$

The improved estimate of the desired signal impulse response, the desired impulse response estimate signal  $\hat{\mathbf{h}}_{JCE}^{(1)} = \hat{\mathbf{h}}_{JCE}^{(1)}(1)$ , is provided to the second stage CM-SAIC detector 20a, as described above, which can make more reliable decisions based on the new, more accurate channel estimate. Then the process continues to the third stage 18 identical to the second stage 16, if further improvement is necessary based on the predetermined criterion described earlier, and so on.

Figure 4 is a flow chart illustrating the performance of a multi-stage SAIC receiver 10 in one possible scenario among others, according to the present invention.

In a method according to the present invention, in a first step 60, the radio signal is received by the receiver filter 12 generating the filtered waveform signal y. In a next step 62, the initial desired impulse response estimate signal  $\hat{\mathbf{h}}_{CM}$  is computed by the iterative (CM) channel estimator 22 of the first stage 14. In a next step 64, the desired bit decision signal  $\hat{a}(1)$  is computed by the CM-SAIC detector 20 of the first stage 14. In a next step 65, the signal  $\hat{a}(1)$  is provided to the second stage 16 which is acknowledged by setting an index k=1. In a next step 66, the replica signal 32 (which is the convolution of the desired bit decision signal  $\hat{a}(1)$  and the replica impulse response  $\mathbf{h}_r$ ,  $\mathbf{d}(1) = \hat{\mathbf{a}}(1) \otimes \mathbf{h}_r$ ) is computed using the replica signal generation means 30 of the joint channel estimation module 24 of the second stage 16. In a next step 68, the residual signal  $\hat{i}$  is generated by subtracting the replica signal 32 from the signal y by the adder 44 of the joint channel estimation module 24 of the second stage 16. In a next step 70, the interfering training sequence signal ( $\mathbf{m}^{(2)}$ ) 37 and the interfering training sequence delay signal (D) 38 are identified using the correlation means 34 of the joint channel estimation module 24 of the second stage 16. In a next step 72, the desired impulse response estimate signal  $\hat{\mathbf{h}}_{JCE}^{(1)} = \hat{\mathbf{h}}_{JCE}^{(1)}$  is computed using the JCE 40 of the second stage 16. In a next step 74, the further desired bit decision signal â(2) is computed by the CM-SAIC detector 20a of the second stage 16. In a next step 76, it is ascertained, whether further processing in the multi-stage SAIC receiver 10 is required based on the predetermined criterion, for example, to achieve the desired biterror-rate. As long as no further processing is required, the desired bit decision signal â(2) becomes an output of the multi-stage SAIC receiver 10. However, if it is ascertained that further processing is required, in a next step 78, the signal  $\hat{a}(2)$  is provided to the third stage 18 which is acknowledged by updating the index k=k+1 and the process goes to step 66 repeating the steps 66 through 78 until the predetermined criterion is met.

5

10

15

20

25

30

Finally, Figure 5 shows a graph of a raw bit-error-rate (BER) vs. carrier-to-interference ratio (C/I) for three cases, demonstrating performance of a two-stage SAIC receiver utilizing a first stage CM-SAIC receiver with iterative CM channel estimation and a second stage with joint channel estimation, according to a preferred embodiment of the present invention, compared to the performance of a one-stage

CM-SAIC receiver with an iterative CM channel and also compared to the performance of a conventional (non-SAIC) prior art receiver.

5

10

Figure 5 shows CM-SAIC performance results in TU3 channel (Typical Urban Environment, 3 km/hr relative velocity). A single interfering signal is assumed, i.e., the dominant-to-rest of interference ratio (DIR) is 100 dB. Perfectly synchronized co-channel signals are simulated, but this information is not known in the receiver *a priori*. The performance of the one-stage receiver is obtained by iterative CM channel estimation and CM-SAIC detection. The performance of the two-stage CM-SAIC receiver includes improved channel estimation accuracy by the invented joint channel estimation algorithm. The simulation shows 3 dB extra link level gain by the invented joint channel estimation technique.